The PCI target IP provides a function PCI (peripheral component interconnect) interface.
Features
Fully compliance with PCI v2.2 specification
Implements the PCI target function
32-bit data and address bus
Up to 6 target channels
Supporting for 32 interrupt requests
Single cycle and burst mode support for read and write cycles
Parity generation for all read cycles